Abstract-This paper, for the first time, investigates the reliability of wire-bonded low-voltage discrete power trench n-MOSFETs that have been subjected to repetitive unclamped inductive switching (RUIS). Automotive MOSFETs driving inductive loads may be subjected to RUIS; hence, there is a need to characterize the failure mechanisms in such applications. The failure mechanisms of repetitively avalanched wire-bonded MOSFETs are shown to be wire-bond lift-off and source metal degradation/fatigue due to thermomechanical stress cycling. Temperature excursions from avalanche pulses cause thermomechanical stresses on the wire-bond/source-metal interface as a result of differences in thermal expansion coefficients between silicon and aluminum. Trench MOSFETs exhibited an average of 10% increase in ON-state resistance due to source metal fatigue after 100 million cycles of repetitive avalanche. The number of cycles to failure is investigated as a function of the avalanched induced temperature changes and is shown to follow the Coffin-Manson law. These results are important for designers of automotive systems since they are capable of predicting the long-term reliability of wire-bonded discrete power semiconductor components.
I. INTRODUCTION

D
ISCRETE POWER MOSFETs are increasingly playing an important role in automotive electronics such as motor control where inductive loads are driven by the power devices. As a consequence, the ability of the MOSFET to withstand instances of unclamped inductive switching (UIS) is an important performance metric, i.e., the ruggedness of the MOSFET. When the MOSFET is switched on, energy is stored in the magnetic field of the inductive load, and when the MOSFET is switched off, the inductive load dissipates energy into the MOSFET by driving it into avalanche mode conduction. In some designs, the MOSFET is protected from avalanche pulses by using freewheeling diodes; however, this is not always the case as the cost and design may not permit. MOSFETs can be thermally destroyed through parasitic bipolar latchup if the energy of the UIS pulse is sufficient to trigger the parasitic bipolar transistor by forward biasing the emitter-base junction. The parasitic bipolar transistor is activated when there is a voltage drop within the p-body of the MOSFET sufficient to cause a potential difference between the p-body and the n source that is greater than the in-built source-body p-n diode voltage [1] . This is the case when there is a large hole current in the p-body generated from impact ionization and elevated temperatures increase the body resistance through phonon scattering. However, well-designed MOSFETs today have sourcebody junction designs that reduce the risk of BJT latchup, and extensive characterization of the safe operating area (SOA) on datasheets informs designers of the limitations of the power discretes. The SOA on MOSFET datasheets usually shows the avalanche power density and duration that the MOSFET is capable of withstanding. However, there has not been as much characterization of the impact of repetitive UIS (RUIS) of power pulses within the SOA on the reliability of power devices. This is probably because not many designs have demanded such RUIS requirements from their power discretes. The increasing use of advanced MOSFETs in automotive applications makes this a necessity. In avalanche mode conduction, the source-drain voltage rises to the breakdown voltage (B VDSS ) as the avalanche current (I AV ) flows through the device. As a result, a large amount of power (B VDSS · I AV ) is dissipated through the device. The junction temperature (T J ) of the MOSFET increases as the power pulse passes through the device. The magnitude of the temperature rise depends on the size of the inductor (L), the avalanche current, the breakdown voltage rating of the MOSFET, and the MOSFET's transient thermal impedance response (Z TH ). Fig. 1(a) shows a simple schematic diagram of a power MOSFET driving an inductive load, whereas Fig. 1(b) shows idealized timing diagrams of the gate voltage (V GS ), the drain voltage (V DS ), the drain current (I D ), the avalanche power (P ), and the junction temperature [2] . From zero to time t 1 , the gate voltage of the power MOSFET is off, the drain current is zero, and the drain-source voltage is tied to the power supply voltage (V S ). As a consequence, there is no power dissipated in the power MOSFET according to Fig. 1(b) , and hence, there is no temperature rise. In reality, there is a drain leakage current (I DSS ) that is generated due to band-toband tunneling and subthreshold leakage; hence, some power is dissipated because of this. This leakage current increases rapidly with temperature; hence, the OFF-state power dissipation of MOSFETs in high-temperature applications cannot be ignored as insignificant. From time t 1 to t 2 , the power MOSFET is switched on, thereby causing the drain current to increase linearly and store energy in the magnetic fields of the inductor. The drain voltage of the power MOSFET falls to zero in Fig. 1(b) , but in reality, it falls to I DS · R DSON (which is very low for a well-designed low-voltage trench MOSFET). The power dissipated between periods t 1 and t 2 in 1530-4388/$26.00 © 2011 IEEE and is usually referred to as the conduction loss. Also, the timing diagrams in Fig. 1(b) assume that the gate voltage and drain voltage rise and fall instantaneously; however, the need to charge the gate-source and gate-drain capacitances means that there will be a finite switching time and, hence, a turnon power loss associated with that time. This switching loss becomes increasingly significant as the switching frequency of the MOSFET increases. From time t 2 to t 3 , the power MOSFET is switched off, thereby causing the drain current to ramp down. Again, the turnoff switching loss is ignored by assuming instantaneous switching. In this duration, the drainsource voltage rises to B VDSS , and a considerable amount of power (B VDSS · I AV ) is dissipated through the MOSFET. This power, which is represented as a shaded triangle in Fig. 1(b) , causes a temperature excursion between times t 2 and t 3 .
Repetitive temperature excursions associated with each avalanche pulse cause the metallic wire bonds, the source metal, and the silicon chip to undergo thermal cycling. Differences in thermal expansion coefficients between the source metal, silicon chip, and wire bonds generate thermomechanical stresses that cause long-term structural reliability concerns. Previous studies have investigated the impact of thermal cycling on the long-term structural integrity of the joints in wire-bonded power devices [3] and the structural integrity of direct-chip attach assemblies where silicon chips have different thermal expansion coefficients with laminated substrates [4] . Other studies have also reported on automotive planar MOSFETs used in antilock braking systems that are subject to cyclical temperature excursions and thermomechanical stresses from current cycling [5] . The purpose of this paper is to shed further light on longterm reliability constraints in wire-bonded power MOSFETs that are subjected to numerous avalanche pulses in automotive applications.
II. EXPERIMENTAL PROCEDURES
The low-voltage trench MOSFETs under investigation have a rated B VDSS of 20 V (measured as 25 V) and room-temperature (25
• C) threshold voltages (V GSTH ) of 2.5 V. Three different sizes of MOSFETs (25, 49, and 58 mm 2 ) were investigated. The starting substrate was grown with an epidoping and thickness designed for 20-V-rated devices. The size of the MOSFET is defined by the dimensions on the mask layers designed for photolithography. Trenches with a depth of 1.5 μm were etched, and a 76-nm silicon dioxide gate dielectric was grown by thermal oxidation. Polysilicon gates were deposited and planarized after which boron p-body implants and phosphorus n + source implants were performed successively. TEOS Passivation was deposited, and contact windows for the source metal were etched and filled with aluminum. The 25-mm 2 MOSFETs were soldered on copper lead frames and packaged in standard TO-220 packages with three source wire bonds soldered on the aluminum source metal and one gate wire bonded on the aluminum gate. The 49-and 58-mm 2 MOSFETs were assembled in custom-made electrical modules as bare-die assemblies with eight source wires. Fig. 2 shows a cross section of the processed device with the TEOS passivation, trench polysilicon, gate dielectric, and silicon substrate. Fig. 3(a) shows a picture of the decapped 25-mm 2 MOSFET, whereas Fig. 3(b) shows that of the 49-mm 2 MOSFET. The repetitive avalanche test gear consists of high-voltage charging MOSFETs, an inductor, a pulse generator, and a power supply. Fig. 4 shows a schematic of the circuit diagram of the repetitive avalanche test gear. The pulse generator switches on the charging MOSFETs which store energy in the inductor. When the charging MOSFETs are switched off, the inductor dissipates the stored energy into the DUT. The charging MOSFETs have B VDSS much higher than that of the DUT so as to ensure that the avalanche current is conducted through the DUT. The gate drive of the charging MOSFETs is used to set the avalanche current, whereas the inductor is used to set the avalanche pulse duration. Fig. 2 . Cross-sectional image of a trench MOSFET which shows the trenches, the gate polysilicon, the gate dielectric, the TEOS passivation, and the source aluminum. The junction temperature response of the power MOSFET to the avalanche pulse is calculated using an empirically derived transient thermal impedance curve. An example of the junction temperature response is shown in Fig. 5 , which is the temperature response of a 25-mm 2 20-V-rated power MOSFET subjected to 1.28 J of avalanche energy (a power density of 
W/mm
2 ). As can be seen from Fig. 5 , the maximum junction temperature (T JMAX ) is approximately 180
• C.
III. RESULTS AND DISCUSSION
Discrete power trench MOSFETs have been avalanche cycled to destruction under different test conditions. Different avalanche currents were used in the repetitive ruggedness characterization of the different sized MOSFETs. For each test condition, ten devices were tested simultaneously; hence, the results presented are averaged over the devices. The devices were screened using production tests and single-shot ruggedness screening tests so as to ensure that maverick devices were not included in the test population. The repetitive ruggedness tests were performed until the devices were destroyed. Table I shows the results for the 25-mm 2 MOSFET in TO-220 and the 49-and 58-mm 2 MOSFETs in custom-made packages. The avalanche current, power density, energy, and temperature rise are calculated for each set of experiments.
Cross-sectional images, as well as pictures, of the decapped devices have been obtained from untested and tested devices. Fig. 6(a) and (b) shows the comparison between the crosssectional images of the source metal of a tested and an untested device. What is immediately obvious in Fig. 6 is the difference in the quality of the source metal with the tested devices showing clear symptoms of fatigue. Previous reports have shown a similar signature in thermally cycled metallic thin films where there is a clear disintegration in the structural constitution of the metal through the formation of hillocks [6] . The formation of hillocks on the thermally cycled aluminum thin films was reportedly due to the imposition of stresses in the film arising from differences in the thermal expansion coefficients between aluminum and silicon. It was reported that grain boundary separation could result from thermal cycling as compressive and tensile stresses alternate between heating and cooling. Fig. 6 shows clear signs of grain separation; hence, it is thought that the same thermomechanical mechanism is active. A similar observation of metallic film degradation was made on the emitter metal of a silicon insulated-gate bipolar transistor (IGBT) that had been subjected to thermomechanical stress cycling from repetitive short-circuit tests [7] . Other reports in the literature have identified wire-bond cracking and lift-off as active failure modes in power discrete components that undergo thermomechanical stress cycles [8] - [13] .
As a result of the degradation in the source metal shown in Fig. 6 , there is an increase in the measured drain-source resistance (R DSON ) with increasing avalanche cycles. Fig. 7 shows R DSON as a function of the number of avalanche cycles for sixteen 25-mm 2 power MOSFETs repetitively avalanched at 160 A. There is an average 10% increase in R DSON which can be attributed to the degradation in the source metal structure, as well as the wire-bond-to-source-metal interface. Other reports in the literature have also observed increased film resistance as a result of metal fatigue due to thermomechanical stressing [14] . Fig. 8(a) shows the image of the tested 25-mm 2 MOSFET in TO-220 decapped with a severe burn on the middle wire bond, whereas Fig. 8(b) shows that of the 49-mm 2 MOSFET also with a burn mark. When failure analysis was done on the MOSFETs, it was observed that the unburnt wire bonds were loose and lifted off the source metal. To check the relationship between the lifted wire bonds and the burnt wire, the MOSFETs were avalanche cycled and taken out for failure analysis before destruction. Cross-sectional images were taken across the wire bonds so as to investigate the structural integrity of the wirebond-to-source-metal interface. This was done for MOSFETs repetitively avalanched to 2 million cycles and 20 million cycles in an effort to investigate the structural condition of the wire bonds as a function of the avalanche cycles. Fig. 9(a) shows the cross-sectional image of the wire-bond/MOSFET interface of the device that has undergone 2 million cycles of repetitive avalanche, whereas Fig. 9(b) shows that of the device that has undergone 20 million cycles. Fig. 9 shows where crack propagation from thermomechanical cycling manifests itself. It can be seen from Fig. 9 that the cracks in the wire bonds of the MOSFETs that have undergone 20 million cycles of repetitive avalanche are longer in length when compared to those that have undergone 2 million cycles. Fig. 10 shows a schematic diagram of the wire-bonded MOSFET, highlighting the three critical components in thermomechanical stress cycling which are the aluminum wire bond, the aluminum source metal, and the silicon die. The heat generated from the avalanche power dissipated in the MOSFET exists in approximately in the first few micrometers of silicon under the source metal because the breakdown voltage of the MOSFET is sustained between the source and the drain along the 1.5-μm-deep trench. Because of the lower coefficient of thermal expansion in silicon, this heat is not dissipated as quickly as it would be in the aluminum source wire bonds; hence, the source metal is at a constantly elevated temperature compared with the wire bonds. The different thermal boundary conditions between the source wire bonds and the source metal cause different rates of expansion and contraction; hence, in-built stresses cause crack generation and propagation along the interface of the two metals. Wire-bond lift-off has also been reported as a failure mechanism in silicon IGBTs that have been subjected to repetitive short-circuit tests [7] .
These tests show that temperature excursions from the avalanche pulses cause mechanical stresses that arise because of differences in the coefficient of thermal expansion in aluminum and silicon. The length of the cracks in the wire-bond/sourcemetal interface increases with the number of cycles, thereby causing the wire bonds to shear off once the critical length of the crack has been reached. Because of the differences in the wire bonds, crack generation and propagation is not identical across all wire bonds; hence, wire-bond lift-off is not simultaneous among all wire bonds. The burn in Fig. 8 shows that most of the current flows through the intact wire bond when the other wire bonds have lifted, thereby causing a rapid rise in current density and a corresponding rise in the localized temperature around the wire bond. Failure subsequently occurs when the temperature surge around the intact wire bond cannot be sustained as it exceeds the limit of the metal and the silicon.
Fracture generation and creep in single-phase metallic materials subjected to low-cycle fatigue has been reported to routinely follow the Coffin-Manson relation [15] . The CoffinManson relation is an empirical relation that expresses the number of cycles to failure as a function of the cyclic plastic deformation and is usually expressed as
where NCT F is the number of cycles to failure, Δε is the plastic strain (which is dependent on the change in temperature ΔT ), β is an empirical exponent, and C is a proportionality constant of the material. Reports in the literature have used the Coffin-Manson relation to characterize wire-bond reliability in thermomechanically cycled power devices [4] , [16] . The results in Table I are plotted in Fig. 11 so as to investigate whether wire-bond lift-off in repetitively avalanched power MOSFETs follows the Coffin-Manson relation. The points in Fig. 11 show the measurement points in Table I , whereas the line of best fit is of the equation NCT F = 5 × 10 19 ΔT −6.4 . Fig. 11 shows that the fracture mechanics of wire bonds under thermomechanical stress cycling from repetitive avalanche follows the CoffinManson relation. This is important for the purpose of estimating the reliability of wire-bonded power semiconductor devices in automotive applications where repetitive avalanche is an operating condition. 
IV. SUMMARY
Discrete power trench MOSFETs have been repetitively avalanched to destruction with pulses within the SOA of the device. The failure mode is shown to be wire-bond lift-off due to the crack generation and propagation along the source wireto-metal interface as a result of thermomechanical stresses. As a consequence of some source wire bonds losing electrical contact with the source metal, there is a localized current density and temperature surge in the intact wire bonds, thereby causing localized failure through melting metal/silicon. The cross-sectional images of the source metal on the tested MOSFETs show degradation in the structural constitution of the metal which is indicative of fatigue. This degraded source metal causes the measured ON-state resistance to increase with the number of cycles. The cross-sectional images of the wire-bondto-source-metal interface show cracks generating and propagating along the interface with the crack length increasing with the number of cycles on repetitive avalanche. Extensive tests on 25-, 49-, and 58-mm 2 power MOSFETs at different avalanche currents show that the number of cycles as a function of the electrothermal temperature rise follows the Coffin-Manson relation. These results are important particularly for automotive MOSFETs that drive inductive loads. 
